Article,
An 8-Gb 12-Gb/s/pin GDDR5X DRAM for Cost-Effective High-Performance Applications.
M. Brox, M. Balakrishnan, M. Broschwitz, C. Chetreanu, S. Dietrich, F. Funfrock, M. Gonzalez, T. Hein, E. Huber, D. Lauber, M. Ivanov, M. Kuzmenka, C. Mohr, J. Garrido, S. Padaraju, S. Piatkowski, J. Pottgiesser, P. Pfefferl, M. Plan, J. Polney, S. Rau, M. Richter, R. Schneider, R. Seitter, W. Spirkl, M. Walter, J. Weller, and F. Vitale.IEEE J. Solid State Circuits, 53 (1): 134-143 (2018)
Meta data
- BibTeX key
- journals/jssc/BroxBBCDFGHHLIK18
- entry type
- article
- year
- 2018
- journal
- IEEE J. Solid State Circuits
- number
- 1
- pages
- 134-143
- volume
- 53
- ee
- https://doi.org/10.1109/JSSC.2017.2737945
- url
- http://dblp.uni-trier.de/db/journals/jssc/jssc53.html#BroxBBCDFGHHLIK18
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Journal Article
%1 journals/jssc/BroxBBCDFGHHLIK18
%A Brox, Martin
%A Balakrishnan, Mani
%A Broschwitz, Martin
%A Chetreanu, Cristian
%A Dietrich, Stefan
%A Funfrock, Fabien
%A Gonzalez, Marcos Alvarez
%A Hein, Thomas
%A Huber, Eugen
%A Lauber, Daniel
%A Ivanov, Milena
%A Kuzmenka, Maksim
%A Mohr, Chris
%A Garrido, Juan Ocon
%A Padaraju, Swetha
%A Piatkowski, Sven
%A Pottgiesser, Jan
%A Pfefferl, Peter
%A Plan, Manfred
%A Polney, Jens
%A Rau, Stephan
%A Richter, Michael
%A Schneider, Ronny
%A Seitter, Ralf Oliver
%A Spirkl, Wolfgang
%A Walter, Marc
%A Weller, Jörg
%A Vitale, Filippo
%D 2018
%J IEEE J. Solid State Circuits
%K dblp
%N 1
%P 134-143
%T An 8-Gb 12-Gb/s/pin GDDR5X DRAM for Cost-Effective High-Performance Applications.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc53.html#BroxBBCDFGHHLIK18
%V 53
@article{journals/jssc/BroxBBCDFGHHLIK18,
added-at = {2020-09-09T00:00:00.000+0200},
author = {Brox, Martin and Balakrishnan, Mani and Broschwitz, Martin and Chetreanu, Cristian and Dietrich, Stefan and Funfrock, Fabien and Gonzalez, Marcos Alvarez and Hein, Thomas and Huber, Eugen and Lauber, Daniel and Ivanov, Milena and Kuzmenka, Maksim and Mohr, Chris and Garrido, Juan Ocon and Padaraju, Swetha and Piatkowski, Sven and Pottgiesser, Jan and Pfefferl, Peter and Plan, Manfred and Polney, Jens and Rau, Stephan and Richter, Michael and Schneider, Ronny and Seitter, Ralf Oliver and Spirkl, Wolfgang and Walter, Marc and Weller, Jörg and Vitale, Filippo},
biburl = {https://www.bibsonomy.org/bibtex/22e4c242873ad382642114c0f025aa377/dblp},
ee = {https://doi.org/10.1109/JSSC.2017.2737945},
interhash = {16e1c515329153988d469b94126acaa4},
intrahash = {2e4c242873ad382642114c0f025aa377},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 1,
pages = {134-143},
timestamp = {2020-09-10T11:34:58.000+0200},
title = {An 8-Gb 12-Gb/s/pin GDDR5X DRAM for Cost-Effective High-Performance Applications.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc53.html#BroxBBCDFGHHLIK18},
volume = 53,
year = 2018
}