Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Conference Paper
%1 conf/esscirc/YangCLCCMCWLLLT15
%A Yang, Hsiang-An
%A Chiu, Chao-Chang
%A Lai, Shin-Chi
%A Chen, Jui-Lung
%A Chang, Chih-Wei
%A Meng, Che-Hao
%A Chen, Ke-Horng
%A Wey, Chin-Long
%A Lin, Ying-Hsi
%A Lee, Chao-Cheng
%A Lin, Jian-Ru
%A Tsai, Tsung-Yen
%A Luo, Hsin-Yu
%B ESSCIRC
%D 2015
%E Pribyl, Wolfgang
%E Dielacher, Franz
%E Hueber, Gernot
%I IEEE
%K dblp
%P 291-294
%T 120V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs.
%U http://dblp.uni-trier.de/db/conf/esscirc/esscirc2015.html#YangCLCCMCWLLLT15
%@ 978-1-4673-7472-9
@inproceedings{conf/esscirc/YangCLCCMCWLLLT15,
added-at = {2019-09-16T00:00:00.000+0200},
author = {Yang, Hsiang-An and Chiu, Chao-Chang and Lai, Shin-Chi and Chen, Jui-Lung and Chang, Chih-Wei and Meng, Che-Hao and Chen, Ke-Horng and Wey, Chin-Long and Lin, Ying-Hsi and Lee, Chao-Cheng and Lin, Jian-Ru and Tsai, Tsung-Yen and Luo, Hsin-Yu},
biburl = {https://www.bibsonomy.org/bibtex/225f05ce9b631edb6fff91772f16e3ae8/dblp},
booktitle = {ESSCIRC},
crossref = {conf/esscirc/2015},
editor = {Pribyl, Wolfgang and Dielacher, Franz and Hueber, Gernot},
ee = {https://doi.org/10.1109/ESSCIRC.2015.7313884},
interhash = {2c161e32421404a0b8d7e5a7722977e5},
intrahash = {25f05ce9b631edb6fff91772f16e3ae8},
isbn = {978-1-4673-7472-9},
keywords = {dblp},
pages = {291-294},
publisher = {IEEE},
timestamp = {2019-10-17T20:56:58.000+0200},
title = {120V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs.},
url = {http://dblp.uni-trier.de/db/conf/esscirc/esscirc2015.html#YangCLCCMCWLLLT15},
year = 2015
}