Thread Priority-Aware Random Replacement in TLBs for a High-Performance Real-Time SMT Processor.
E. Özer, and S. Biles. Asia-Pacific Computer Systems Architecture Conference, volume 4697 of Lecture Notes in Computer Science, page 376-386. Springer, (2007)