PhD thesis,
Fault modeling, delay evaluation and path selection for delay test under process variation in nano-scale VLSI circuits.
Texas A&M University, College Station, USA, (2005)base-search.net (fttexasamuniv:oai:oaktrust.library.tamu.edu:1969.1/3234).
