Inproceedings,
An easily testable routing architecture of FPGA.
M. Iida, K. Inoue, M. Amagasaki, and T. Sueyoshi.VLSI-SoC, page 106-109. IEEE, (2011)
Meta data
- BibTeX key
- conf/vlsi/IidaIAS11
- entry type
- inproceedings
- booktitle
- VLSI-SoC
- year
- 2011
- pages
- 106-109
- publisher
- IEEE
- crossref
- conf/vlsi/2011soc
- ee
- https://doi.org/10.1109/VLSISoC.2011.6081661
- isbn
- 978-1-4577-0171-9
- url
- http://dblp.uni-trier.de/db/conf/vlsi/vlsisoc2011.html#IidaIAS11
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/vlsi/IidaIAS11
%A Iida, Masahiro
%A Inoue, Kazuki
%A Amagasaki, Motoki
%A Sueyoshi, Toshinori
%B VLSI-SoC
%D 2011
%I IEEE
%K dblp
%P 106-109
%T An easily testable routing architecture of FPGA.
%U http://dblp.uni-trier.de/db/conf/vlsi/vlsisoc2011.html#IidaIAS11
%@ 978-1-4577-0171-9
@inproceedings{conf/vlsi/IidaIAS11,
added-at = {2017-05-24T00:00:00.000+0200},
author = {Iida, Masahiro and Inoue, Kazuki and Amagasaki, Motoki and Sueyoshi, Toshinori},
biburl = {https://www.bibsonomy.org/bibtex/2fbb02fbe9761790e0f9bd83f7d23a08e/dblp},
booktitle = {VLSI-SoC},
crossref = {conf/vlsi/2011soc},
ee = {https://doi.org/10.1109/VLSISoC.2011.6081661},
interhash = {66c1175d67b5c3edb211ca026a6ebb33},
intrahash = {fbb02fbe9761790e0f9bd83f7d23a08e},
isbn = {978-1-4577-0171-9},
keywords = {dblp},
pages = {106-109},
publisher = {IEEE},
timestamp = {2019-10-17T14:02:23.000+0200},
title = {An easily testable routing architecture of FPGA.},
url = {http://dblp.uni-trier.de/db/conf/vlsi/vlsisoc2011.html#IidaIAS11},
year = 2011
}