Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/isqed/JahaniradMA12
%A Jahanirad, Hadi
%A Mohammadi, Karim
%A Attarsharghi, Pejman
%B ISQED
%D 2012
%E Bowman, Keith A.
%E Gadepally, Kamesh V.
%E Chatterjee, Pallab
%E Budnik, Mark M.
%E Immaneni, Lalitha
%I IEEE
%K dblp
%P 49-56
%T Single fault reliability analysis in FPGA implemented circuits.
%U http://dblp.uni-trier.de/db/conf/isqed/isqed2012.html#JahaniradMA12
%@ 978-1-4673-1034-5
@inproceedings{conf/isqed/JahaniradMA12,
added-at = {2020-06-15T00:00:00.000+0200},
author = {Jahanirad, Hadi and Mohammadi, Karim and Attarsharghi, Pejman},
biburl = {https://www.bibsonomy.org/bibtex/2c0c13c53f69e3a02520f28fa08c876bd/dblp},
booktitle = {ISQED},
crossref = {conf/isqed/2012},
editor = {Bowman, Keith A. and Gadepally, Kamesh V. and Chatterjee, Pallab and Budnik, Mark M. and Immaneni, Lalitha},
ee = {https://doi.org/10.1109/ISQED.2012.6187473},
interhash = {81f53252d5d43c122a44287201e87449},
intrahash = {c0c13c53f69e3a02520f28fa08c876bd},
isbn = {978-1-4673-1034-5},
keywords = {dblp},
pages = {49-56},
publisher = {IEEE},
timestamp = {2020-06-16T12:17:16.000+0200},
title = {Single fault reliability analysis in FPGA implemented circuits.},
url = {http://dblp.uni-trier.de/db/conf/isqed/isqed2012.html#JahaniradMA12},
year = 2012
}