Inproceedings,
A Unified Architecture for BCD and Binary Adder/Subtractor.
C. V., P. Phaneendra, S. Ahmed, S. Veeramachaneni, N. Muthukrishnan, and M. Srinivas.DSD, page 426-429. IEEE Computer Society, (2011)
Meta data
- BibTeX key
- conf/dsd/VPAVMS11
- entry type
- inproceedings
- booktitle
- DSD
- year
- 2011
- pages
- 426-429
- publisher
- IEEE Computer Society
- crossref
- conf/dsd/2011
- ee
- https://doi.ieeecomputersociety.org/10.1109/DSD.2011.58
- isbn
- 978-1-4577-1048-3
- url
- http://dblp.uni-trier.de/db/conf/dsd/dsd2011.html#VPAVMS11
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/dsd/VPAVMS11
%A V., Chetan Kumar
%A Phaneendra, P. Sai
%A Ahmed, Syed Ershad
%A Veeramachaneni, Sreehari
%A Muthukrishnan, N. Moorthy
%A Srinivas, M. B.
%B DSD
%D 2011
%I IEEE Computer Society
%K dblp
%P 426-429
%T A Unified Architecture for BCD and Binary Adder/Subtractor.
%U http://dblp.uni-trier.de/db/conf/dsd/dsd2011.html#VPAVMS11
%@ 978-1-4577-1048-3
@inproceedings{conf/dsd/VPAVMS11,
added-at = {2023-03-23T00:00:00.000+0100},
author = {V., Chetan Kumar and Phaneendra, P. Sai and Ahmed, Syed Ershad and Veeramachaneni, Sreehari and Muthukrishnan, N. Moorthy and Srinivas, M. B.},
biburl = {https://www.bibsonomy.org/bibtex/2ec657e8789c96e4ccd18e5ddab7bacb8/dblp},
booktitle = {DSD},
crossref = {conf/dsd/2011},
ee = {https://doi.ieeecomputersociety.org/10.1109/DSD.2011.58},
interhash = {972e7fbf7b969e74d24c89daaddb53c2},
intrahash = {ec657e8789c96e4ccd18e5ddab7bacb8},
isbn = {978-1-4577-1048-3},
keywords = {dblp},
pages = {426-429},
publisher = {IEEE Computer Society},
timestamp = {2024-04-10T14:12:09.000+0200},
title = {A Unified Architecture for BCD and Binary Adder/Subtractor.},
url = {http://dblp.uni-trier.de/db/conf/dsd/dsd2011.html#VPAVMS11},
year = 2011
}