Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Journal Article
%1 journals/tc/MeyerPPNPR05
%A Meyer, Brett H.
%A Pieper, Joshua J.
%A Paul, JoAnn M.
%A Nelson, Jeffrey E.
%A Pieper, Sean M.
%A Rowe, Anthony G.
%D 2005
%J IEEE Trans. Computers
%K dblp
%N 6
%P 684-697
%T Power-Performance Simulation and Design Strategies for Single-Chip Heterogeneous Multiprocessors.
%U http://dblp.uni-trier.de/db/journals/tc/tc54.html#MeyerPPNPR05
%V 54
@article{journals/tc/MeyerPPNPR05,
added-at = {2023-05-22T00:00:00.000+0200},
author = {Meyer, Brett H. and Pieper, Joshua J. and Paul, JoAnn M. and Nelson, Jeffrey E. and Pieper, Sean M. and Rowe, Anthony G.},
biburl = {https://www.bibsonomy.org/bibtex/2af9976281c2cd65ff183b8c5f95ab7b3/dblp},
ee = {http://doi.ieeecomputersociety.org/10.1109/TC.2005.103},
interhash = {a283acf898ccbfb9b8cf969c1a59d557},
intrahash = {af9976281c2cd65ff183b8c5f95ab7b3},
journal = {IEEE Trans. Computers},
keywords = {dblp},
number = 6,
pages = {684-697},
timestamp = {2024-04-08T18:30:23.000+0200},
title = {Power-Performance Simulation and Design Strategies for Single-Chip Heterogeneous Multiprocessors.},
url = {http://dblp.uni-trier.de/db/journals/tc/tc54.html#MeyerPPNPR05},
volume = 54,
year = 2005
}