Teil eines Buches,

From Operational Semantics to Denotational Semantics for Verilog

, , und .
(2001)
DOI: http://dx.doi.org/10.1007/3-540-44798-9\_34

Zusammenfassung

This paper presents the derivation of a denotational semantics from an operational semantics for a subset of the widely used hardware description language Verilog. Our aim is to build an equivalence between the operational and denotational semantics. We propose a discrete time semantic model for Verilog. Algebraic laws are also investigated in this paper, with the ultimate aim of providing a unified set of semantic views for Verilog.

Tags

Nutzer

  • @jpbowen
  • @leonardo

Kommentare und Rezensionen