Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Journal Article
%1 journals/tvlsi/YuanODTHPCWCD15
%A Yuan, Xiaobin
%A Owczarczyk, Pawel
%A Drake, Alan J.
%A Tiner, Marshall D.
%A Hui, David T.
%A Pennings, John P.
%A Campisano, Francesco A.
%A Willaman, Richard L.
%A Cropp, Leana M.
%A Dussault, Rudolph D.
%D 2015
%J IEEE Trans. Very Large Scale Integr. Syst.
%K dblp
%N 11
%P 2714-2718
%T Design Considerations for Reconfigurable Delay Circuit to Emulate System Critical Paths.
%U http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi23.html#YuanODTHPCWCD15
%V 23
@article{journals/tvlsi/YuanODTHPCWCD15,
added-at = {2020-03-11T00:00:00.000+0100},
author = {Yuan, Xiaobin and Owczarczyk, Pawel and Drake, Alan J. and Tiner, Marshall D. and Hui, David T. and Pennings, John P. and Campisano, Francesco A. and Willaman, Richard L. and Cropp, Leana M. and Dussault, Rudolph D.},
biburl = {https://www.bibsonomy.org/bibtex/209cac95a2b1c4657ea87a11c27f9b528/dblp},
ee = {https://doi.org/10.1109/TVLSI.2014.2364785},
interhash = {a903485dd976efc86b96c3636da11c1f},
intrahash = {09cac95a2b1c4657ea87a11c27f9b528},
journal = {IEEE Trans. Very Large Scale Integr. Syst.},
keywords = {dblp},
number = 11,
pages = {2714-2718},
timestamp = {2020-03-12T11:42:25.000+0100},
title = {Design Considerations for Reconfigurable Delay Circuit to Emulate System Critical Paths.},
url = {http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi23.html#YuanODTHPCWCD15},
volume = 23,
year = 2015
}