Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/integration/HsuK88
%A Hsu, Y. C.
%A Kubitz, William J.
%D 1988
%J Integr.
%K dblp
%N 2
%P 127-146
%T ALSO: A system for chip floorplan design.
%U http://dblp.uni-trier.de/db/journals/integration/integration6.html#HsuK88
%V 6
@article{journals/integration/HsuK88,
added-at = {2020-02-20T00:00:00.000+0100},
author = {Hsu, Y. C. and Kubitz, William J.},
biburl = {https://www.bibsonomy.org/bibtex/2532c00abb20a1adc4df70b30004eea91/dblp},
ee = {https://doi.org/10.1016/0167-9260(88)90036-3},
interhash = {f2c0950608b27660164abe842b964404},
intrahash = {532c00abb20a1adc4df70b30004eea91},
journal = {Integr.},
keywords = {dblp},
number = 2,
pages = {127-146},
timestamp = {2020-02-21T11:52:33.000+0100},
title = {ALSO: A system for chip floorplan design.},
url = {http://dblp.uni-trier.de/db/journals/integration/integration6.html#HsuK88},
volume = 6,
year = 1988
}