Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/glvlsi/LiJCZZ12
%A Li, Xi
%A Jia, Gangyong
%A Chen, Yun
%A Zhu, Zongwei
%A Zhou, Xuehai
%B ACM Great Lakes Symposium on VLSI
%D 2012
%E Brunvard, Erik
%E Stevens, Ken
%E Cavallaro, Joseph R.
%E Zhang, Tong
%I ACM
%K dblp
%P 291-294
%T Share memory aware scheduler: balancing performance and fairness.
%U http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2012.html#LiJCZZ12
%@ 978-1-4503-1244-8
@inproceedings{conf/glvlsi/LiJCZZ12,
added-at = {2018-11-06T00:00:00.000+0100},
author = {Li, Xi and Jia, Gangyong and Chen, Yun and Zhu, Zongwei and Zhou, Xuehai},
biburl = {https://www.bibsonomy.org/bibtex/277a7f26f727d23cb5a8b9f92ae9f0dc5/dblp},
booktitle = {ACM Great Lakes Symposium on VLSI},
crossref = {conf/glvlsi/2012},
editor = {Brunvard, Erik and Stevens, Ken and Cavallaro, Joseph R. and Zhang, Tong},
ee = {https://doi.org/10.1145/2206781.2206852},
interhash = {f8a2a69a4054f2180dc2f78d2e29b9b5},
intrahash = {77a7f26f727d23cb5a8b9f92ae9f0dc5},
isbn = {978-1-4503-1244-8},
keywords = {dblp},
pages = {291-294},
publisher = {ACM},
timestamp = {2018-11-07T14:24:36.000+0100},
title = {Share memory aware scheduler: balancing performance and fairness.},
url = {http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2012.html#LiJCZZ12},
year = 2012
}