@dblp

Scalable deep neural network accelerator cores with cubic integration using through chip interface.

, , , , , , , and . ISOCC, page 155-156. IEEE, (2017)

Links and resources

Tags