@dblp

Combining data reuse exploitationwith data-level parallelization for FPGA targeted hardware compilation: A geometric programming framework.

, , , and . FPL, page 179-184. IEEE, (2008)

Links and resources

Tags