@dblp

Column-selection-enabled 8T SRAM array with ~1R/1W multi-port operation for DVFS-enabled processors.

, , , , , and . ISLPED, page 303-308. IEEE/ACM, (2011)

Links and resources

Tags