@dblp

A novel layout automation flow to facilitate test chip design for standard cell characterization.

, , , and . ASICON, page 88-91. IEEE, (2017)

Links and resources

Tags