@dblp

A Framework for Generating High Throughput CNN Implementations on FPGAs.

, , , and . FPGA, page 117-126. ACM, (2018)

Links and resources

Tags