@dblp

Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing.

, , , , , and . DATE, page 1544-1549. EDA Consortium, San Jose, CA, USA, (2007)

Links and resources

Tags