@dblp

A hybrid NoC design for cache coherence optimization for chip multiprocessors.

, , , , , and . DAC, page 834-842. ACM, (2012)

Links and resources

Tags