@dblp

Derivation and Refinement of Fan-Out Constraints to Generate Tests in Combinational Logic Circuits.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 5 (4): 564-572 (1986)

Links and resources

Tags