@dblp

Hybrid approach to structured ASICs for minimizing the impact of reticle costs and interconnect delay.

, , , , , and . CICC, page 427-429. IEEE, (2004)

Links and resources

Tags