@dblp

A 112-fJ/bit 10-Gb/s Charge-Steering Equalizer Utilizing a Discrete-Time Linear Equalizer.

, , , and . MWSCAS, page 329-332. IEEE, (2020)

Links and resources

Tags