@dblp

An improved logical effort model and framework applied to optimal sizing of circuits operating in multiple supply voltage regimes.

, , , and . ISQED, page 249-256. IEEE, (2014)

Links and resources

Tags