@dblp

Two-dimensional signal gating for low-power array multiplier design.

, and . ISCAS (1), page 489-492. IEEE, (2002)

Links and resources

Tags