@dblp

Hardware accelerator for high accuracy sign language recognition with residual network based on FPGAs.

, , , , , , , , and . IEICE Electron. Express, 21 (4): 20230579 (2024)

Links and resources

Tags