@dblp

A Method for Mitigation of Droop Timing Errors Including a 500 MHz Droop Detector and Dual Mode Logic.

, , , , , and . IEEE J. Solid State Circuits, 57 (2): 596-608 (2022)

Links and resources

Tags