@dblp

Design and Analysis of Actively-Deskewed Resonant Clock Networks.

, and . IEEE J. Solid State Circuits, 44 (2): 558-568 (2009)

Links and resources

Tags