@dblp

Error rate estimation of a design implemented in an FPGA based on the operating conditions.

, , , and . EWDTS, page 1-7. IEEE Computer Society, (2017)

Links and resources

Tags