@dblp

A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconnects.

, , , , , and . ICCAD, page 381-386. IEEE Computer Society / ACM, (1996)

Links and resources

Tags