@dblp

Joint design-time and post-silicon optimization for digitally tuned analog circuits.

, , , and . ICCAD, page 725-730. ACM, (2009)

Links and resources

Tags