%0 Conference Paper %1 yamamoto2012unified %A Yamamoto, A.Y. %A Ababei, C. %B Green Computing Conference (IGCC), 2012 International %D 2012 %K fault noc reliability %P 1-6 %R 10.1109/IGCC.2012.6322282 %T Unified system level reliability evaluation methodology for multiprocessor Systems-on-Chip %U http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6322282&navigation=1 %X Reliability is a growing fundamental challenge in the design of multiprocessor Systems-on-Chip (MPSoCs). This trend is accelerated by the increasingly adverse process variations and wearout mechanisms that result in an increased number of errors. Previously proposed fault-tolerant techniques are ad-hoc and target processors or Networks-on-Chip (NoC) separately. Because each of these two units may become a reliability bottleneck for NoC based multiprocessor SoCs, it is imperative that the reliability of SoCs be evaluated and addressed in a unified manner, as a combination of communication and computational units. Using this holistic approach, in this paper, we propose a new architecture level unified reliability evaluation methodology for MPSoCs. At the core of the reliability estimation engine lies a Monte Carlo algorithm which works with failure times for time-dependent dielectric breakdown (TDDB) and negative bias temperature instability (NBTI) modeled as Weibull distributions. To demonstrate its usefulness, we utilize the proposed methodology to explore the impact of NoC router layout on the failure time of the system running the same set of benchmarks. In addition, we investigate the failure time of the system when the NoC as the communication unit of the MPSoC is taken or not - as in previous work - into consideration. Our simulation framework can be very helpful to architecture designers, who could use it to identify architectural characteristics and to develop design techniques meant to improve system's lifetime.

@inproceedings{yamamoto2012unified, abstract = {Reliability is a growing fundamental challenge in the design of multiprocessor Systems-on-Chip (MPSoCs). This trend is accelerated by the increasingly adverse process variations and wearout mechanisms that result in an increased number of errors. Previously proposed fault-tolerant techniques are ad-hoc and target processors or Networks-on-Chip (NoC) separately. Because each of these two units may become a reliability bottleneck for NoC based multiprocessor SoCs, it is imperative that the reliability of SoCs be evaluated and addressed in a unified manner, as a combination of communication and computational units. Using this holistic approach, in this paper, we propose a new architecture level unified reliability evaluation methodology for MPSoCs. At the core of the reliability estimation engine lies a Monte Carlo algorithm which works with failure times for time-dependent dielectric breakdown (TDDB) and negative bias temperature instability (NBTI) modeled as Weibull distributions. To demonstrate its usefulness, we utilize the proposed methodology to explore the impact of NoC router layout on the failure time of the system running the same set of benchmarks. In addition, we investigate the failure time of the system when the NoC as the communication unit of the MPSoC is taken or not - as in previous work - into consideration. Our simulation framework can be very helpful to architecture designers, who could use it to identify architectural characteristics and to develop design techniques meant to improve system's lifetime.}, added-at = {2013-09-26T16:35:25.000+0200}, author = {Yamamoto, A.Y. and Ababei, C.}, biburl = {https://www.bibsonomy.org/bibtex/2d67f946dca465b602f749d53d9c86c80/eberle18}, booktitle = {Green Computing Conference (IGCC), 2012 International}, description = {IEEE Xplore - Unified system level reliability evaluation methodology for multiprocessor Systems-on-Chip}, doi = {10.1109/IGCC.2012.6322282}, interhash = {073a3521d8c8f01700ca74930bc1f335}, intrahash = {d67f946dca465b602f749d53d9c86c80}, keywords = {fault noc reliability}, pages = {1-6}, timestamp = {2013-09-26T16:35:25.000+0200}, title = {Unified system level reliability evaluation methodology for multiprocessor Systems-on-Chip}, url = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6322282&navigation=1}, year = 2012 }