%0 Journal Article %1 U_2015 %A Jaiswal, Monika U. %A Mohota, Prof. Nilesh A. %D 2015 %I Auricle Technologies, Pvt., Ltd. %J International Journal on Recent and Innovation Trends in Computing and Communication %K AES DES FPGA II NIOS Rijindaels SoPC algorithm %N 4 %P 2389--2392 %R 10.17762/ijritcc2321-8169.1504132 %T Design and Implementation of Rijindael's Encryption and Decryption Algorithm using NIOSII Processor %U http://dx.doi.org/10.17762/ijritcc2321-8169.1504132 %V 3 %X One of the foremost vital problems in communication customary is that the secure transport protocols. This paper can offer a doable resolution for Rijindael’s encryption and decoding algorithmic program using NIOS II processor, provided by ALTERA to be enforced in FPGA. We are going to see the performance of Rijindael’s AES using NIOS II/e (economic), NIOS II/s (standard) and NIOS II/f (fast). The FPGA has the potential of data processing and hardware modification. The NIOS II is a versatile embedded processor family that represents high performance, lower overall cost, power consumption, complexity combining several functions into one chip. The look of the Rijindael algorithmic program supported “NIOS II + FPGA” are able to do a better processing speed whereas it occupies comparatively low resources. The AES algorithmic program is written in VHDL and is interfaced with the system using general purpose input and output (GPIO) and also the management part is enforced in software in NIOS II integrated development environment (IDE). The implementation is completed on Cyclone II FPGA kit.

@article{U_2015, abstract = {One of the foremost vital problems in communication customary is that the secure transport protocols. This paper can offer a doable resolution for Rijindael’s encryption and decoding algorithmic program using NIOS II processor, provided by ALTERA to be enforced in FPGA. We are going to see the performance of Rijindael’s AES using NIOS II/e (economic), NIOS II/s (standard) and NIOS II/f (fast). The FPGA has the potential of data processing and hardware modification. The NIOS II is a versatile embedded processor family that represents high performance, lower overall cost, power consumption, complexity combining several functions into one chip. The look of the Rijindael algorithmic program supported “NIOS II + FPGA” are able to do a better processing speed whereas it occupies comparatively low resources. The AES algorithmic program is written in VHDL and is interfaced with the system using general purpose input and output (GPIO) and also the management part is enforced in software in NIOS II integrated development environment (IDE). The implementation is completed on Cyclone II FPGA kit.}, added-at = {2015-08-27T08:49:32.000+0200}, author = {Jaiswal, Monika U. and Mohota, Prof. Nilesh A.}, biburl = {https://www.bibsonomy.org/bibtex/2aca5805950d357415f7bbb05b3cd8fd5/ijritcc}, doi = {10.17762/ijritcc2321-8169.1504132}, interhash = {7b0afcb751889fd17f44bb445c9974af}, intrahash = {aca5805950d357415f7bbb05b3cd8fd5}, journal = {International Journal on Recent and Innovation Trends in Computing and Communication}, keywords = {AES DES FPGA II NIOS Rijindaels SoPC algorithm}, month = {april}, number = 4, pages = {2389--2392}, publisher = {Auricle Technologies, Pvt., Ltd.}, timestamp = {2015-08-27T08:49:32.000+0200}, title = {Design and Implementation of Rijindael's Encryption and Decryption Algorithm using {NIOSII} Processor}, url = {http://dx.doi.org/10.17762/ijritcc2321-8169.1504132}, volume = 3, year = 2015 }