Abstract
Modern embedded processors use data caches with higher and higher degrees of associativity in order to increase performance. A set--associative data cache consumes a significant fraction of the total power budget in such embedded processors. This paper describes a technique for reducing the D--cache power consumption and shows its impact on power and performance of an embedded processor. The technique utilizes cache line address locality to determine (rather than predict) the cache way prior to...
Users
Please
log in to take part in the discussion (add own reviews or comments).