Abstract
In this paper we introduce an approach to increase vertical integration of elements of transistor-transistor logic with function AND-NOT. Framework the approach we consider a heterostructure with special configuration. Several specific areas of the heterostructure should be doped by diffusion or ion implantation. Annealing of dopant and/or radiation defects should be optimized.
Users
Please
log in to take part in the discussion (add own reviews or comments).