Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/jssc/RusuTMSACVRKV10
%A Rusu, Stefan
%A Tam, Simon M.
%A Muljono, Harry
%A Stinson, Jason
%A Ayers, David
%A Chang, Jonathan
%A Varada, Raj
%A Ratta, Matt
%A Kottapalli, Sailesh
%A Vora, Sujal
%D 2010
%J IEEE J. Solid State Circuits
%K dblp
%N 1
%P 7-14
%T A 45 nm 8-Core Enterprise Xeon¯ Processor.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc45.html#RusuTMSACVRKV10
%V 45
@article{journals/jssc/RusuTMSACVRKV10,
added-at = {2020-08-30T00:00:00.000+0200},
author = {Rusu, Stefan and Tam, Simon M. and Muljono, Harry and Stinson, Jason and Ayers, David and Chang, Jonathan and Varada, Raj and Ratta, Matt and Kottapalli, Sailesh and Vora, Sujal},
biburl = {https://www.bibsonomy.org/bibtex/2f04bb0486dbabdf16c725dab95500b01/dblp},
ee = {https://doi.org/10.1109/JSSC.2009.2034076},
interhash = {b1c2c26728246552a03f78ce7691b90a},
intrahash = {f04bb0486dbabdf16c725dab95500b01},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 1,
pages = {7-14},
timestamp = {2020-08-31T11:41:48.000+0200},
title = {A 45 nm 8-Core Enterprise Xeon¯ Processor.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc45.html#RusuTMSACVRKV10},
volume = 45,
year = 2010
}