( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Analysis of routing algorithms generation for irregular NoC topologies.

, , , , , , и . LATS, стр. 1-5. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sarita Silveira

Amelia Silveira

Edilson Silveira

Fernando Silveira Navarra

Nádya Pesce Silveira

 

Другие публикации лиц с тем же именем

Blockchain Applied In Decentralization of Ground Stations To Educational Nanosatellites., , и . LATS, стр. 1-5. IEEE, (2023)Optimizing RISC-V ISA Usage by Sharing Coprocessors on MPSoC., , , , , , и . LATS, стр. 1-5. IEEE, (2020)Evaluation of multiple bit upset tolerant codes for NoCs buffering., , , , , , и . LASCAS, стр. 1-4. IEEE, (2017)Memory Controller with Adaptive ECC for Reliable System Operation., , , и . SBCCI, стр. 1-6. IEEE, (2023)Preprocessing of Scenarios for Fast and Efficient Routing Reconfiguration in Fault-Tolerant NoCs., , , , , и . PDP, стр. 404-411. IEEE Computer Society, (2015)A fault prediction module for a fault tolerant NoC operation., , , , , и . ISQED, стр. 284-288. IEEE, (2015)Analysis of routing algorithms generation for irregular NoC topologies., , , , , , и . LATS, стр. 1-5. IEEE, (2017)Smart Reconfiguration Approach for Fault-Tolerant NoC Based MPSoCs., , , , , , и . SBCCI, стр. 27:1-27:6. ACM, (2015)Impact of failures in a MPSoC with shared coprocessors to extend the RISC-V ISA., , и . LADC, стр. 29-34. ACM, (2022)Employing a Timed Colored Petri Net to accomplish an accurate model for Network-on-Chip performance evaluation., , , и . ISQED, стр. 55-59. IEEE, (2014)