( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs.

, , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (9): 1621-1634 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nan-chieh Chen

Tsung-Chieh Chen

Pan-Chieh Chen

Mou-Chieh Chen

Liang-Chieh Chen

 

Другие публикации лиц с тем же именем

X-architecture placement based on effective wire models., , и . ISPD, стр. 87-94. ACM, (2007)An integrated nonlinear placement framework with congestion and porosity aware buffer planning., , и . DAC, стр. 702-707. ACM, (2008)A novel damped-wave framework for macro placement., , и . ICCAD, стр. 504-511. IEEE, (2017)SoC test scheduling using the B-tree based floorplanning technique., , и . ASP-DAC, стр. 1188-1191. ACM Press, (2005)MDP-trees: multi-domain macro placement for ultra large-scale mixed-size designs., , , и . ASP-DAC, стр. 557-562. ACM, (2019)MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (9): 1621-1634 (2008)NTUplace2: a hybrid placer using partitioning and analytical techniques., , , , и . ISPD, стр. 215-217. ACM, (2006)Double patterning lithography-aware analog placement., , , , и . DAC, стр. 4:1-4:6. ACM, (2013)MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs., , , , и . DAC, стр. 447-452. IEEE, (2007)Fast analog layout prototyping for nanometer design migration., , , , , и . ICCAD, стр. 517-522. IEEE Computer Society, (2011)