( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 1.06- $\mu$ W Smart ECG Processor in 65-nm CMOS for Real-Time Biometric Authentication and Personal Cardiac Monitoring.

, , , , , , , и . IEEE J. Solid State Circuits, 54 (8): 2316-2326 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sun-Aea Seo

Sun-Jae Lee

Sun-Jae Song

Jae-Sun Kim

Jae Sun Gross-Lee

 

Другие публикации лиц с тем же именем

A Fixed-Point Neural Network Architecture for Speech Applications on Resource Constrained Hardware., , , , , , , и . J. Signal Process. Syst., 90 (5): 727-741 (2018)An Energy-Efficient Deep Convolutional Neural Network Accelerator Featuring Conditional Computing and Low External Memory Access., и . IEEE J. Solid State Circuits, 56 (3): 803-813 (2021)In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter., , , , , , и . ISSCC, стр. 188-189. IEEE, (2010)Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA., , , и . IEEE Trans. Very Large Scale Integr. Syst., 26 (7): 1354-1367 (2018)Deep Convolutional Neural Network Accelerator Featuring Conditional Computing and Low External Memory Access., и . CICC, стр. 1-4. IEEE, (2020)A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC., , , , , , и . IEEE J. Solid State Circuits, 44 (10): 2755-2765 (2009)C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism., , , и . IEEE J. Solid State Circuits, 55 (7): 1888-1897 (2020)An On-Chip Learning Accelerator for Spiking Neural Networks using STT-RAM Crossbar Arrays., , , и . DATE, стр. 1019-1024. IEEE, (2020)A Real-Time 17-Scale Object Detection Accelerator With Adaptive 2000-Stage Classification in 65 nm CMOS., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (10): 3843-3853 (2019)Process Scalability of Pulse-Based Circuits for Analog Image Convolution., , , , , , , , , и 3 other автор(ы). IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (9): 2929-2938 (2018)