( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Modular and rapid testing of SOCs with unwrapped logic blocks.

, и . IEEE Trans. Very Large Scale Integr. Syst., 13 (11): 1275-1285 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nicola Brocca

Nicola Breugst

Nicola Wedde

Nicola Rath

Nicola Ritter

 

Другие публикации лиц с тем же именем

Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation., , и . DAC, стр. 121:1-121:6. ACM, (2013)Dynamic binary translation to a reconfigurable target for on-the-fly acceleration., и . DAC, стр. 286-287. ACM, (2011)Hardware-based parallel computing for real-time haptic rendering of deformable objects., , , , , , , , и . IROS, стр. 4187. IEEE, (2008)Automated data analysis solutions to silicon debug., , и . DATE, стр. 982-987. IEEE, (2009)Variable-length input Huffman coding for system-on-a-chip test., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (6): 783-796 (2003)Automated Scan Chain Division for Reducing Shift and Capture Power During Broadside At-Speed Test., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (11): 2092-2097 (2008)BIST hardware synthesis for RTL data paths based on testcompatibility classes., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (11): 1375-1385 (2000)Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation., и . IEEE Trans. Very Large Scale Integr. Syst., 25 (6): 1866-1880 (2017)Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns., и . IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1353-1357 (2009)Guest Editors' Introduction: Top Papers from the 2015 International Test Conference., и . IEEE Des. Test, 33 (6): 5-6 (2016)