( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Bridging RTL and gate: correlating different levels of abstraction for design debugging.

, , , , и . HLDVT, стр. 73-80. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yü-hsiu Hsü

Yu-Chen Hsu

Yu-Fang Hsu

Yu-An Hsu

Elion Chin

 

Другие публикации лиц с тем же именем

Incorporating land-use regression into machine learning algorithms in estimating the spatial-temporal variation of carbon monoxide in Taiwan, , , , , , , , и . Environmental Modelling & Software, (2021)An efficient layout style for two-metal CMOS leaf cells and its automatic synthesis., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (3): 410-424 (1993)Layout Modeling and Design Space Exploration in Pss1 System., и . VLSI Design, 5 (2): 211-221 (1997)Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL., , , и . DAC, стр. 585-590. ACM Press, (1996)Optimal time borrowing analysis and timing budgeting optimization for latch-based designs., , , и . ACM Trans. Design Autom. Electr. Syst., 7 (1): 217-230 (2002)Intelligent Chips and Technologies for AIoT Era., и . A-SSCC, стр. 1-4. IEEE, (2020)A new approach to schedule operations across nested-ifs and nested-loops., , , и . MICRO, стр. 268-271. ACM / IEEE Computer Society, (1992)Floor Planning and Global Routing in an Automated Chip Design System. University of Illinois Urbana-Champaign, USA, (1987)Data Path Construction and Refinement., и . ICCAD, стр. 308-311. IEEE Computer Society, (1990)Rectilinear Steiner Tree Construction by Local and Global Refinement., и . ICCAD, стр. 432-435. IEEE Computer Society, (1990)