From post

An All-Digital True-Random-Number Generator with Integrated De-correlation and Bias Correction at 3.2-to-86 MB/S, 2.58 PJ/Bit in 65-NM CMOS.

, , , , , и . VLSI Circuits, стр. 1-2. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Compressive Sensing Measurement Matrix Generator Based on Improved SC-Array LDPC Code., , , и . CSSP, 35 (3): 977-992 (2016)Delegatability of an Identity Based Strong Designated Verifier Signature Scheme., , , и . Informatica, 21 (1): 117-122 (2010)On Integral Well-rounded Lattices in the Plane., , , , , и . Discret. Comput. Geom., 48 (3): 735-748 (2012)An All-Digital Fused PLL-Buck Architecture for 82% Average Vdd-Margin Reduction in a 0.6-to-1.0-V Cortex-M0 Processor., , , , , , и . IEEE J. Solid State Circuits, 54 (11): 3215-3225 (2019)Model Predictive Control of an Integrated Buck Converter for Digital SoC Domains in 65nm CMOS., , , , , и . VLSI Circuits, стр. 1-2. IEEE, (2020)UniCaP-2: Phase-Locked Adaptive Clocking with Rapid Clock Cycle Recovery in 65nm CMOS., , , , , и . VLSI Circuits, стр. 1-2. IEEE, (2020)A Dataset for Benchmarking Image-Based Localization., , , и . CVPR, стр. 5641-5649. IEEE Computer Society, (2017)On building an accurate stereo matching system on graphics hardware., , , , , и . ICCV Workshops, стр. 467-474. IEEE Computer Society, (2011)A Single-Inductor 4-Output SoC with Dynamic Droop Allocation and Adaptive Clocking for Enhanced Performance and Energy Efficiency in 65nm CMOS., , , , , и . ISSCC, стр. 416-418. IEEE, (2021)Corner Detection via Scale-Space Behavior-Guided Trajectory Tracing., , , и . IEEE Signal Process. Lett., (2023)