( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design.

, , , , и . Parallel Process. Lett., 27 (3-4): 1750006:1-1750006:17 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Constanze Nandy

Chong-hy S k

Han-gil S k

i-s k Pak

Sagnik Nandy

 

Другие публикации лиц с тем же именем

Instruction Reuse in SPEC, media and packet processing benchmarks: A comparative study of power, performance and related microarchitectural optimizations., , и . J. Embed. Comput., 2 (1): 15-34 (2006)Geometric Design Rule Check of VLSI Layouts in Mesh Connected Processors., и . VLSI Design, 1 (2): 127-154 (1994)Geometric Design Rule Check of VLSI Layouts in Distributed Computing Environment.. VLSI Design, 1 (2): 155-167 (1994)Synthesis of ASIPs for DSP algorithms., , и . Integr., 28 (1): 13-32 (1999)On the Effectiveness of Flow Aggregation in Improving Instruction Reuse in Network Processing Applications., , и . Int. J. Parallel Program., 31 (6): 469-487 (2003)Parallel Factorization of Boolean Polynomials., , , , , и . Ershov Informatics Conference, том 11964 из Lecture Notes in Computer Science, стр. 80-94. Springer, (2019)On the effectiveness of phase based regression models to trade power and performance using dynamic processor adaptation., , и . J. Syst. Archit., 54 (8): 797-815 (2008)Power-performance trade-off using pipeline delays., , и . ASP-DAC, стр. 384-386. IEEE Computer Society, (2004)An Architectural View of the Entities Required for Execution of Task in Pervasive Space., , , , и . FTDCS, стр. 37-43. IEEE Computer Society, (2004)Enhancements for variable N-point streaming FFT/IFFT on REDEFINE, a runtime reconfigurable architecture., , , , , , и . ICSAMOS, стр. 178-184. IEEE, (2010)