( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
H.264 video parallel decoder on a 24-core processor.

, , , , и . ASICON, стр. 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Xiaoyang Wang

Xiaoyang Gao

Jian Zeng

Gang Zeng

Lecai Zeng

 

Другие публикации лиц с тем же именем

Learning from the NN-based Compressed Domain with Deep Feature Reconstruction Loss., , , и . VCIP, стр. 1-5. IEEE, (2022)A 130μW Three-Step DT Incremental Δ ∑ ADC Achieving 107.6dB DR and 99.3dB SNDR with Zoom and Extended-Range Counting., , , , , , и . ESSCIRC, стр. 554-557. IEEE, (2022)A 91.6% Peak Efficiency Time-Domain-Controlled Single-Inductor Triple-Output Step-Up Converter with ±7.5 to ±12V Bipolar Output Voltages., , , , и . ESSCIRC, стр. 277-280. IEEE, (2022)A fast 8×8 IDCT algorithm for HEVC., , , и . ASICON, стр. 1-4. IEEE, (2013)A high speed reconfigurable face detection architecture., , , и . ASICON, стр. 83-86. IEEE, (2011)An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture., , , , , и . ASICON, стр. 389-392. IEEE, (2011)Fault tolerant computing for stream DSP applications using GALS multi-core processors., , и . ISCAS, стр. 2305-2308. IEEE, (2011)A modified high-radix scalable Montgomery multiplier., , , , и . ISCAS, IEEE, (2006)A 1.8-V 14-bit inverter-based incremental ΣΔ ADC for CMOS image sensor., , , , и . ASICON, стр. 1-4. IEEE, (2013)A multi-mode 1-V DAC+filter in 65-nm CMOS for reconfigurable (GSM, TD-SCDMA and WCDMA) transmitters., , , , и . ASICON, стр. 504-507. IEEE, (2011)