( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A built-in scheme for testing and repairing voltage regulators of low-power srams.

, , , , , , и . VTS, стр. 1-6. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Benoît Girard

Adrien Girard

Jules Girard

Pierre Girard

Yann Girard

 

Другие публикации лиц с тем же именем

Prioritised ceteris paribus logic for counterfactual reasoning., и . Synthese, 195 (4): 1681-1703 (2018)Validation d'une approche " basée sur exemples " pour l'apprentissage de la programmation., , и . IHM, том 264 из ACM International Conference Proceeding Series, стр. 147-154. ACM, (2005)Everything Else Being Equal: A Modal Logic for Ceteris Paribus Preferences., , и . J. Philosophical Logic, 38 (1): 83-125 (2009)Design of a Sextuple Cross-Coupled SRAM Cell with Optimized Access Operations for Highly Reliable Terrestrial Applications., , , , , , , и . ATS, стр. 55-60. IEEE, (2019)DOVA PRO: A Dynamic Overwriting Voltage Adjustment Technique for STT-MRAM L1 Cache Considering Dielectric Breakdown Effect., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (7): 1325-1334 (2021)Nonvolatile Latch Designs With Node-Upset Tolerance and Recovery Using Magnetic Tunnel Junctions and CMOS., , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 32 (1): 116-127 (января 2024)Classical counterpossibles., , и . Rev. Symb. Log., 15 (1): 259-275 (2022)Belief Revision and Dynamic Logic., и . Johan van Benthem on Logic and Information Dynamics, Springer, (2014)An advanced diagnostic method for delay faults in combinational faulty circuits., , и . J. Electron. Test., 6 (3): 277-294 (1995)A Layout-Aware Pattern Grading Procedure for Critical Paths Considering Power Supply Noise and Crosstalk., , и . J. Electron. Test., 28 (2): 201-214 (2012)