( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
8T SRAM Cell as a Multi-bit Dot Product Engine for Beyond von-Neumann Computing.

, , , и . CoRR, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Himjyot Jaiswal

jaiswal mamta

Rakesh Jaiswal

Atyansh Jaiswal

Manoj Kumar Jaiswal

 

Другие публикации лиц с тем же именем

IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (8): 2521-2531 (2020)On Robustness of Spin-Orbit-Torque Based Stochastic Sigmoid Neurons for Spiking Neural Networks., , , , и . IJCNN, стр. 1-6. IEEE, (2019)Design Considerations for 3D Heterogeneous Integration Driven Analog Processing-in-Pixel for Extreme-Edge Intelligence., , , , , и . ICRC, стр. 1-5. IEEE, (2023)Proposal for a Leaky-Integrate-Fire Spiking Neuron based on Magneto-Electric Switching of Ferro-magnets., , , и . CoRR, (2016)Variation-aware Design Space Exploration of Mott Memristor-based Neuristors., , , , , и . ISVLSI, стр. 68-73. IEEE, (2022)Digital and Analog-Mixed-Signal In-Memory Processing in CMOS SRAM., , , , и . ACM Great Lakes Symposium on VLSI, стр. 371. ACM, (2019)Stochastic Switching of SHE-MTJ as a Natural Annealer for Efficient Combinatorial Optimization., , и . ICCD, стр. 605-608. IEEE Computer Society, (2017)Spin transfer torque memories for on-chip caches: Prospects and perspectives., и . LATS, стр. 7. IEEE, (2016)Significance driven hybrid 8T-6T SRAM for energy-efficient synaptic storage in artificial neural networks., , , , и . DATE, стр. 151-156. IEEE, (2016)Capacitively Driven Global Interconnect with Magnetoelectric Switching Based Receiver for Higher Energy Efficiency., , , и . CoRR, (2018)