( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Regulated Charge Pump With New Clocking Scheme for Smoothing the Charging Current in Low Voltage CMOS Process.

, , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (3): 528-536 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Xiaoguang Luo

Yongxiang Luo

Jia Luo

Junfeng Luo

Liangping Luo

 

Другие публикации лиц с тем же именем

A 25-Gb/s dual-loop adaptive continuous-time linear equalizer based on power comparison for the optical transmitter., , , , , , и . Microelectron. J., (сентября 2023)A High-Voltage-Tolerant and Power-Efficient Stimulator With Adaptive Power Supply Realized in Low-Voltage CMOS Process for Implantable Biomedical Applications., и . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (2): 178-186 (2018)A rail-to-rail high speed continuous time comparator for ToF application., , , , , , и . IEICE Electron. Express, 20 (18): 20230314 (2023)A Fully Integrated 16-Channel Closed-Loop Neural-Prosthetic CMOS SoC With Wireless Power and Bidirectional Data Telemetry for Real-Time Efficient Human Epileptic Seizure Control., , , , , , , , , и 8 other автор(ы). IEEE J. Solid State Circuits, 53 (11): 3314-3326 (2018)An Efficient, Wide-Output, High-Voltage Charge Pump With a Stage Selection Circuit Realized in a Low-Voltage CMOS Process., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (9): 3437-3444 (2019)Design of high-voltage-tolerant level shifter in low voltage CMOS process for neuro stimulator., и . NEWCAS, стр. 1-4. IEEE, (2016)A 10-Gb/s Inductorless Low-Power TIA With a 400-fF Low-Speed Avalanche Photodiode Realized in CMOS Process., , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 31 (4): 512-521 (апреля 2023)A 1.2-V 0.959-ppm/°C multi-section curvature-compensated bandgap voltage reference with trimming., , , , , , , , и . Microelectron. J., (2023)TripleRE: Knowledge Graph Embeddings via Tripled Relation Vectors., , , , , и . CoRR, (2022)A 10-Gb/s low-power inverter-based optical receiver front-end in 0.13-μm CMOS process., , , , , , , и . Integr., (января 2024)