( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Implementations of FFT and STBD for MIMO-OFDM on a Reconfigurable Baseband Platform.

, , , , и . IEICE Trans. Inf. Syst., 93-D (4): 811-821 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Dian Handayani

Zhou Zhou

Mahmud Dianati

Nadja Diane

Marco Alberto Diana

 

Другие публикации лиц с тем же именем

A Folding Strategy for SAT solvers based on Shannon's expansion theorem., , , и . SoCC, стр. 177-181. IEEE, (2010)FMSSQP: An efficient global optimization tool for the robust design of Rail-to-Rail Op-Amp., , , и . ASICON, стр. 1-4. IEEE, (2013)An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (6): 1954-1967 (2018)A novel single-arm-worn 24 h heart disease monitor empowered by machine intelligence., , и . Biomed. Signal Process. Control., (2018)An Efficient Bayesian Optimization Approach for Analog Circuit Synthesis via Sparse Gaussian Process Modeling., , , , , и . DATE, стр. 67-72. IEEE, (2020)Implementations of FFT and STBD for MIMO-OFDM on a Reconfigurable Baseband Platform., , , , и . IEICE Trans. Inf. Syst., 93-D (4): 811-821 (2010)Application of Deep Learning Algorithm in Feature Mining and Rapid Identification of Colorectal Image., , , , и . IEEE Access, (2020)Efficient SVM-based hotspot detection using spectral clustering., , , и . ISCAS, стр. 1-4. IEEE, (2017)An automatic clock tree design system for high-speed VLSI designs: planar clock routing with the treatment of obstacles., и . ISCAS (6), стр. 258-261. IEEE, (1999)Propagation Delay in RLC Interconnection Networks., и . ISCAS, стр. 2125-2128. IEEE, (1993)