From post

Accelerating Collapsed Variational Bayesian Inference for Latent Dirichlet Allocation with Nvidia CUDA Compatible Devices.

, , , и . IEA/AIE, том 5579 из Lecture Notes in Computer Science, стр. 491-500. Springer, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Discussion on High Level Synthesis FPGA Design of Camera Calibration., , , и . CISIS, том 772 из Advances in Intelligent Systems and Computing, стр. 538-549. Springer, (2018)Clustering Documents with Maximal Substrings., , , и . ICEIS, том 102 из Lecture Notes in Business Information Processing, стр. 19-34. Springer, (2011)Power Performance Profiling of 3-D Stencil Computation on an FPGA Accelerator for Efficient Pipeline Optimization., , , , и . SIGARCH Comput. Archit. News, 43 (4): 9-14 (2015)GPU implementation and optimization of electromagnetic simulation using the FDTD method for antenna designing., , , и . SIGARCH Comput. Archit. News, 39 (4): 26-31 (2011)Deep-pipelined FPGA Implementation of Real-time Object Tracking using a Particle Filter., , , , и . Int. J. Netw. Comput., 7 (2): 372-386 (2017)A Modular Approach to Heterogeneous Biochemical Model Simulation on an FPGA., , , , , , , , , и 1 other автор(ы). ReConFig, стр. 125-130. IEEE Computer Society, (2009)Multi-Level Optimization for Large Scale ASICS., , , и . ICCAD, стр. 564-567. IEEE Computer Society, (1990)A new stereo formulation not using pixel and disparity models., и . CoRR, (2018)FPGA Implementation of a Statically Reconfigurable Java Environment for Embedded Systems., , , , и . FPT, стр. 317-320. IEEE, (2007)A soft-core processor for finite field arithmetic with a variable word size accelerator., , , , и . FPL, стр. 1-4. IEEE, (2014)