( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Performance and Power Benefits of Sharing Execution Units between a High Performance Core and a Low Power Core.

, , и . VLSID, стр. 204-209. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michaela Rancea

Natascha Rodrigues

Cassio Rodrigues

Reinhild Rodrigues

Rodrigo Rodrigues

 

Другие публикации лиц с тем же именем

A Hardware Framework for Yield and Reliability Enhancement in Chip Multiprocessors., , и . ACM Trans. Embed. Comput. Syst., 14 (1): 12:1-12:26 (2015)Optical Lithography Simulation with Focus Variation using Wavelet Transform., и . VLSI Design, стр. 387-392. IEEE Computer Society, (2010)A study on performance benefits of core morphing in an asymmetric multicore processor., , , и . ICCD, стр. 17-22. IEEE Computer Society, (2010)A study on polymorphing superscalar processor dynamically to improve power efficiency., , , , и . ISVLSI, стр. 46-51. IEEE Computer Socity, (2013)Model based double patterning lithography (DPL) and simulated annealing (SA)., и . ISQED, стр. 376-383. IEEE, (2011)Does the Sharing of Execution Units Improve Performance/Power of Multicores?, , и . ACM Trans. Embed. Comput. Syst., 14 (1): 17:1-17:24 (2015)An Architecture to Enable Lifetime Full Chip Testability in Chip Multiprocessors., , и . PACT, стр. 219. IEEE Computer Society, (2011)An Online Mechanism to Verify Datapath Execution Using Existing Resources in Chip Multiprocessors., и . Asian Test Symposium, стр. 161-166. IEEE Computer Society, (2011)On dynamic polymorphing of a superscalar core for improving energy efficiency., , , , и . ICCD, стр. 495-498. IEEE Computer Society, (2013)Reducing Energy per Instruction via Dynamic Resource Allocation and Voltage and Frequency Adaptation in Asymmetric Multicores., , , и . ISVLSI, стр. 436-441. IEEE Computer Society, (2014)