( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
High performance elliptic curve point operations with pipelined GF(2m) field multiplier.

, и . AICCSA, стр. 82-88. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Alaaeldin Gad

Mohammed-Ali Amin

Naim Amini

Wafaa Mohamed Amin

Abdulla Amin

 

Другие публикации лиц с тем же именем

JPEG Image Compression using the Discrete Cosine Transform: An Overview, Applications, and Hardware Implementation., , и . CoRR, (2019)Stochastic Evolution Algorithm For Technology Mapping., , и . Great Lakes Symposium on VLSI, стр. 380-385. IEEE Computer Society, (1998)Generalized Algorithms for Binary Modulo Multiplication and Multiplication-Division.. Journal of Circuits, Systems, and Computers, 19 (8): 1797-1815 (2010)Double-rail encoded self-timed adder with matched delays., и . ICECS, стр. 1172-1175. IEEE, (2003)High-Radix Multiplier-Dividers: Theory, Design, and Hardware., и . IEEE Trans. Computers, 59 (8): 1009-1022 (2010)An efficient high performance scalar multiplication method with resistance against timing attacks., и . AICCSA, стр. 860-865. IEEE Computer Society, (2008)High performance elliptic curve point operations with pipelined GF(2m) field multiplier., и . AICCSA, стр. 82-88. IEEE Computer Society, (2008)New fault models and efficient BIST algorithms for dual-port memories., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (9): 987-1000 (1997)Efficient O(sqrt(n)) BIST Algorithms for DDNPS Faults in Dual-Port Memories., , , и . ITC, стр. 850-859. IEEE Computer Society, (1994)Test generation and fault detection for VLSI PPL circuits., и . Integr., 7 (3): 303-324 (1989)